 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| TDA9102C/T H/V PROCESSOR FOR TTL V.D.U . . . . . . . . .HORI . . . . . . . HORIZONTAL SECTION SYNCHRONIZATION INPUT : TTL COMPATIBLE, NEGATIVE EDGE TRIGGERED SYNCHRONIZATION INDEPENDENT FROM DUTY CYCLE TIME OSCILLATOR : FREQUENCY RANGE FROM 15kHz to 100kHz HORIZONTAL OUTPUT PULSE SHAPER AND SHIFTER PHASE COMPARATOR BETWEEN SYNCHRO AND OSCILLATOR (PLL1) PHASE COMPARATOR BETWEEN FLYBACK AND OSCILLATOR (PLL2) INTERNAL VOLTAGE REGULATOR DC COMPATIBLE CONTROLS FOR PHASE AND FREQUENCY ZONTAL OUTPUT DUTY CYCLE : 41% DIP20 (0.25) (Plastic package) ORDER CODES : TDA9102C/T VERTICAL SECTION SYNCHRONIZATION INPUT : TTL COMPATIBLE, NEGATIVE EDGE TRIGGERED SYNCHRONIZATION INDEPENDENT FROM DUTY CYCLE TIME OSCILLATOR : FREQUENCY RANGE FROM 30Hz to 120Hz RAMP GENERATOR WITH VARIABLE GAIN STAGE VERTICAL RAMP VOLTAGE REFERENCE INTERNAL VOLTAGE REGULATOR DC COMPATIBLE CONTROLS FOR FREQUENCY, AMPLITUDE AND LINEARITY PIN CONNECTIONS Substrate Ground 11 10 Horizontal Phase Adjust Vertical Frequency Preset 12 9 Phase Comparator 2 Output C13 13 8 Horizontal Flyback Input Vertical TTL Input 14 7 Horizontal Output Vertical Ramp Output 15 6 Horizontal Power Ground Vertical Amplitude Adjust 16 5 C5 Vertical Linearity Adjust 17 4 Horizontal TTL Input DESCRIPTION The TDA9102C/T is a monolithic integrated circuit for horizontal and vertical sync processing in monochrome and color video displays driven by input TTL compatible signals. The TDA9102C/T is supplied in a 20 pin dual in line package with pin 11 connected to ground and used for heatsinking. May 1994 Linearity Output 18 3 Phase Comparator 1 Output Vertical Reference Voltage V S 19 2 C2 20 1 R1 1/7 9102T-01.EPS 2/7 DC FREQUENCY ADJUSTEMENT VS R3 C1 C3 R2 C2 R1 10 3 1 2 20 11 PHASE COMPARATOR 1 VOLTAGE REGULATOR 19 VREF HORIZONTAL OSCILLATOR HORIZONTAL TTL INTERFACE LOW SUPPLY VOLTAGE PROTECTION 15 TDA9102C/T BLOCK DIAGRAM DC HORIZONTAL PHASE ADJUSTEMENT TDA9102C/T + 5V R4 HORIZONTAL SYNC. INPUT 4 DC VERTICAL 16 AMPLITUDE ADJUSTEMENT VERTICAL TTL INTERFACE VERTICAL OSCILLATOR 13 5 C5 VS C13 12 HOR. PULSE SHAPER 2 PHASE COMPARATOR DC FREQUENCY PRESET R18 R12 7 C18 6 9 8 14 17 18 + 5V C9 R8 R14 DC VERTICAL LINEARITY ADJUSTEMENT HORIZONTAL FLYBACK INPUT VERTICAL SYNC. INPUT 9102T-02.EPS TDA9102C/T ABSOLUTE MAXIMUM RATINGS Symbol VS VSYNC IOH I15 I19 Ptot Tstg , Tj Supply Voltage Sync Input Peak Voltage Output Sinking Peak Current (Pin 7 ; t < 3s) Output Current (Pin 15) Output Current (Pin 19) Total power dissipation (Tamb < 70 C) Storage and Junction Temperature o Parameter Value 18 + VS 2 - 10 - 10 1 - 40, + 150 Unit V V A mA W o 9102T-01.TBL mA C THERMAL DATA Symbol Rth(j-a) Parameter Junction-ambient Thermal Resistance Value 80 Unit o C/W ELECTRICAL CHARACTERISTICS (Tamb = 25oC, VS = 12V, refer to the test circuits, unless otherwise specified) Symbol HORIZONTAL SECTION VS IS V1 I1 V2 K0 V3 - V1 I3 K3 V4 I4 T4 V5 t5 t7 V7 sat tD Supply Voltage Range Supply Current Voltage Reference at Pin 1 Current at Pin 1 Voltage Swing at Pin 2 Free Running Frequency Constant Control Voltage Range Peak Control Current Gain Phase Comparator 1 K3 = 2 x I3 / 360 Sync Threshold Input (neg. edge) Current at Pin 4 Input Pulse Duration T = 1/fH Monostable Threshold Internal Pulse Width (t5 = C5 x V5 /I5) Output Pulse Duration (low) - T = 1/fH Output Saturation Voltage Permissible delay between output pulse leading edge and flyback pulse leading edge 1 (for keeping a constant duty cycle) ; T = fH Flyback Input Current at Pin 8 Clamp voltage at Pin 8 Current for switching low the output pulse Peak control current Sync high Sync low q Input high q Input low @ fH = 27.64kHz q q Parameter Test conditions Min. 10.5 Typ. 12 40 3.5 4 3.04 2.5 3 17 Max. 15.5 70 3.8 4.3 3.2 Unit V mA V mA VPP V mA A degree V V A A s V s s s V s I1 = 0.5mA fo = 1/(K0 x R1 x C2) (See technical note 1) 3.2 -1 3.7 2.8 1.6 2 8 0.8 10 0.9T 6.4 - 10 1 5.6 C5 = 220 pF (see technical note 2) fH = 27kHz fH = 70kHz I7 = 600 mA See technical note 4 @ fH = 27kHz 6 3.6 0.38T 0.41T 0.44T 0.35T 0.39T 0.43T 1.2 2.5 0.41 T - t FLY IFLY V8 I8 I9 0.7 0.9 3/7 9102T-03.TBL Flyback On Flyback Off q I8 = 1mA q I8 = - 1mA q q 0.7 -1 0.6 2 - 0.6 2 mA mA V V mA mA 9102T-02.TBL TDA9102C/T ELECTRICAL CHARACTERISTICS (continued) (Tamb = 25oC, VS = 12V, refer to the test circuits, unless otherwise specified) Symbol HORIZONTAL SECTION K9 V10 K10 HADJ Phase sensitivity at Pin 9 Control voltage range Phase control sensitivity at Pin 10 Horizontal phase adjustment for V10 varying from 0.5 to 4.5V (27.64kHz) Phase jitter constant (jitter = K1 6 Parameter Test conditions Min. Typ. Max. Unit degree V V degree V degree (See technical note 3) 0.5 20 Zero degree phase: flyback centered on the middle of the pulse at Pin 5 - 45 67.5 4.5 22.5 25 + 45 K1 K2 10 . fH Frequency drift versus supply voltage dF . 106 K2 = dV . fH Voltage reference at Pin 12 Current gain at Pin 13 Typical Vertical Sawtooth Amplitude (Pin 13) for Center Frequency Discharge time at Pin 13 Maximum Vertical Frequency Minimum Vertical Frequency K14 fV Sync input threshold (negative edge) Synchro window constant ts = Current at Pin 14 Input pulse duration T = 1 ) VS = 10.5V to 15.5V 100 150 400 ppm ppm V VERTICAL SECTION V12 I13 I12 V13 tFALL fVL fVH K14 V14 I14 t14 V15 II15I K15 K16 3.2 I12 = 100A (I12 max. = 200A) To be adjusted by I12 C18 = 0.22 F, V13 = 4VPP Vertical Sync Low CPin 13 = 220nF, RPin 12 = 58k Vertical Sync High CPin 13 = 220nF, RPin 12 = 58k (See technical note 6) Sync high Sync Low q Input high q Input Low V14 = 0.8V q q 3.5 1 4 10 84 56 0.333 3.8 1.06 V 0.94 VPP 22 s Hz Hz 2 8 0.8 10 0.5T 4 1 0.95 0.1 0.1 - 10 10 V V A A s V mA fV @ fV = 64.75Hz V13 = 4VPP, V16 = 2.5V V16 = 2.5V 2.5V < V16 < 4.5V 0.5V < V16 < 2.5V V16 = 0.5V V17 = 4.5V V17 = 3.5V, R18 not connected V13PP = 4V,1.5V < V17 < 4.5V (See technical note 5) I16 I17 V18 K18 V19 I19 Average value of voltage on Pin 15 Output current at Pin 15 Buffer gain constant at Pin 15 V15PP = K15 . V13PP Buffer variable gain constant at Pin 15 : V15PP K16 = V16 . V13PP Input bias current at Pin 16 Input bias current at Pin 17 V18PP Average voltage at Pin 18 : V18 = 2 + V -1 V -1 A A V - 50 50 3 1 7.6 8 8.4 2 2 Voltage reference at Pin 19 Current at Pin 19 V mA 4/7 9102T-04.TBL Linearity correction constant : K18 = V18PP V17 TDA9102C/T ELECTRICAL CHARACTERISTICS (continued) (Tamb = 25oC, VS = 12V, refer to the test circuits, unless otherwise specified) Symbol VERTICAL SECTION K17 Frequency drift versus supply voltage K17 = dF . 106 dV . fV VS = 10.5V to 15.5V 300 ppm V Parameter Test conditions Min. Typ. Max. Unit 9102T-05.TBL 9102T-04.EPS Technical note 1 HORIZONTAL OSCILLATOR 1 HOR. SYNC. Technical note 3 K9 = 67.5 degrees/volt represents the slope of the oscillator charging period of the waveform at Pin 2: 360 x 0.75 degree K9 = V 4 Technical note 4 The second PLL can recover the storage of horizontal output stage maintaining a constant duty cycle till the trailing edge of the output pulse gets the trailing edge of the flyback pulse. From this point on, only the leading edge of the output pulse will be shifted covering a total phase shift of: 0.30T; overcoming this value, it will produce a notch in the output pulse (@ fH = 27kHz). Technical note 5 The voltage reference at Pin 19 can be used to polarize the DC operating point of the vertical booster. This voltage corresponds to the double of the mean value voltage of the vertical sawtooth at Pin 13. Technical note 6 9102T-03.EPS V 3H V3H V DC V 3L 2 C2 if R1 I1 C1 R3 C3 1 R2 3 V3L V DC fH (nom) = 26.8 kHz R1 = 6.8k R2 = 56 k C2 = 1.8 nF fpull-in = fH (nom) where: V1 = 3.5V and V3 - V1 is the control voltage range. The voltage at Pin 3 is limited by two clamping diodes at the voltage V3H and V3L When the PLL1 is synchronized and perfectly tuned, V3 = V1. Remark: The value of C2 influences the horizontal oscillator free running frequency; it doesn't effect the relative pull-in range. If the horizontal frequency is changed by using R1, the pull-in range changes accordingly with the formula (A). Technical note 2 The internal pulse "t5", is generated by the current generator "I5" charging the external capacitor "C5", according with the formula (B): C5 . V5 TH (B), t5 = is recommended. t5 = I5 12 V3 - V1 / R2 If = fH (nom) V1 / R1 Io (A) V (V) VH = 6.8V V = 6V V L = 5.2V V LL = 2V t (s) 1/fv ts VH - VL VH - VLL = ts 1/fV (VH - VL) 1 K14 ts = = (VH - VLL) fV fV 5/7 6/7 VS VO C2 470F R3 51k IC1 2W P1 47k P2 47k P3 47k Hor. Out 7812 R5 39k R7 39k R9 82 C1 100nF G N D VI 14V R4 22k C3 15nF R6 5.1k R8 5.1k C4 15nF C5 15nF Hor. Power GND 14 6 R10 22k 2 7 C8 100F R11 22k C9 100nF IC3 6 3 C10 220F 17 16 10 20 7 C6 100nF C7 1000F D1 1N4001 TDA9102C/T R1 3.3k R2 3.3k APPLICATION DIAGRAM (with TDA8172) Hor. Sync. Vert. Sync. 4 R28 2.2k R29 2.2k 5 C21 0.22nF IC2 19 Fly. Input 15 18 3 C15 1F R20 150k R23 3.3k C19 2.2F C18 15nF R22 220k R21 62k C17 1.8nF C16 220nF "C" Correction 2 11 13 12 R27 100k TDA9102C/T R12 10k R19 47k * TDA8172 1 4 5 R14 1.5 C12 220nF R13 120 Vert. Yoke 8 9 C20 22nF 1 F C14 10 R18 1.2k R26 22k R24 56k P5 47k R15 1.5k C11 2200F R17 2.7k C13 47F P4 47k R25 6.8k R16 1 Note : * The value of R19 depends on CRT. On the mock up R19 is substitued with a resistance + trimmer for generic applications. 9102T-05.EPS TDA9102C/T PACKAGE MECHANICAL DATA 20 PINS - PLASTIC DIP (0.25) a1 I b1 E Z b e3 B e Z D 20 11 F L 1 10 Dimensions a1 B b b1 D E e e3 F i L Z Min. 0.254 1.39 Millimeters Typ. Max. 1.65 Min. 0.010 0.055 Inches Typ. Max. 0.065 0.45 0.25 25.4 8.5 2.54 22.86 7.1 3.93 3.3 1.34 0.018 0.010 1.000 0.335 0.100 0.900 0.280 0.155 0.130 0.053 DIP20.TBL Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics. (c) 1994 SGS-THOMSON Microelectronics - All Rights Reserved Purchase of I2C Components of SGS-THOMSON Microelectronics, conveys a license under the Philips I2C Patent. Rights to use these components in a I2C system, is granted provided that the system conforms to the I2C Standard Specifications as defined by Philips. SGS-THOMSON Microelectronics GROUP OF COMPANIES Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A. 7/7 PM-DIP20.EPS |
Price & Availability of TDA9102CT
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |